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Abstract
A distributed amplifier with a stable gain of 10, risetime of 
2.5 nanoseconds for 125 ohm load impedance is described. The maximum 
output voltage is 3.2 volts with negative polarity. The amplifier con- 
sists of 2 stages of 6 Philco 2N1742 transistors each and an emitter 
follower using a 2N1500.
Design formulae are derived and detailed performance of a spe­
cific amplifier is given.
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2I Introduction
During the period since the first distributed amplifier was con- 
structed 1), a wide variety of instruments have been built2,6). The 
advent of transistors with gain-bandwidth products in the kilomegacycle 
region suggests the possibility of their use in high speed distributed 
amplifiers.
The longer lifetime of transistors (Table 1) makes the construc- 
tion of complex, reliable equipment feasible. The smaller operating 
voltages of a transistor lead to less consumed power as an advantage and 
smaller available output voltage as a disadvantage. The high intrinsic 
mutual conductance provides a possibility for strong emitter degeneration 
resulting in stable gain, while the relatively small input impedance 
causes losses in the input delay line which, in most cases, amount to 
several per cent. The high frequency performance of today's transistors 
is considerably limited by their relatively high collector to base 
capacitance, which also results in more involved computations.
II Equivalent Circuit
The hybrid equivalent circuit of Fig. 1 has been used as the 
basis of the subsequent calculations. Although it is accurate only for
times longer than Ƭo, 3, 4, 5) it has been found to provide a reasonably 
good (25 per cent) approximation for times comparable to Ƭo. 123456
1) Ginzton, "Distributed Amplification", PIRE 36 (1948).
2) Lewis and Wells, "Millimicrosecond Pulse Techniques”, McGraw-Hill (1954).
3) Barna, Marshall, Sands, A Nanosecond Coincidence Circuit using Tran-
sistors, Nuclear Instruments and Methods 7 (1960).
4) Middlebrook, "Introduction to Junction Transistor Theory", Wiley and
Sons (1957).
5) Barna, Sorae Transistor Small Signal Equivalent Circuit Calculations,
Calif. Inst. of Tech. Synchrotron Lab. Report CTSL-22.
6) Tektronix, Type 581 Oscilloscope Manual.
3TABLE 1.
Comparison of Typical High-Frequency Transistor and Tube Parameters
Parameter Transistor Pentode
Lifetime 106 hours 104 hours
Power dissipation 50mW 5W
Output voltage 5V 100V
Mutual conductance 200mA/V 20mA/V
Input impedance 103 ohms 107 ohms
Gain-bandwidth product 1 kM c 0.2 kMc
Transfer capacitance 1.0pF 0.01pF
*In grounded emitter and grounded cathode configurations.
4The intrinsic time constant of the transistor, Ƭo, is related to
the gain-bandwidth product, fo, by:
The Laplace transform of the current transfer can be written as:
III Basic Configuration
The emitter degenerated base input configuration shown in Fig. 2 
has been used. The choice of Re determines the effective "gm" and part 
of the input capacitance:
where Re' = Re + re. The value of the Miller capacitance is
This input capacitance is paralleled by an input resistance of β Re'.5)
The input impedance of the transistor constitutes the shunt element of 
a base delay line section (Fig. 3). In order to have a constant iterative 
impedance of Zb, the series element of a delay line section has to be 
the dual network of the parallel element. This, approximating rs << Zb/2, 
rs << β Re' , requires a resistance of Ζb/β Re' in series with an 
inductance of Zb2/Cin as the series element. Taking the base spreading 
resistance into account as a correction, the 10 per cent to 90 per cent 
risetime of a section can be approximated by Tri ≅  1.1(Zb + 2rs)Cin·
The risetime of a line consisting of n sections is approximately:
5For smooth transient response, proper mutual inductance is required
between adjacent sections7). The attenuation per section for rs << β Re' 
can be written as:7 8)
and the average signal on n sections can be approximated by:
The collector impedance is mainly capacitive:
Cc =  k  C cb +  C stray coll.. If this is arranged to constitute a shunt
element of a delay line (Fig. 3) with a velocity of propagation equal to 
that of the base line, the currents of the individual transistors will 
be added with the correct phase. This requires that Zb Cin = Zc Cc , 
where Zc is the characteristic impedance of the collector delay line.
The voltage amplification of a stage of n transistors is:
If Zc is not equal to Zb, the power gain (Mp) is more significant and for 
an output load of Zc it can be written as
7) Elmore and Sands, "Electronics: Experimental Techniques", McGraw-Hill
(1949).
8) Reference data for radio engineers, IT/T (1956).
6where
IV Amplifier Consisting of M Stages
If M stages, consisting of n transistors each, are cascaded, the
resulting gain can be written as:*
and the 10 per cent to 90 per cent risetime as
The gain bandwidth product of such an amplifier is:
To determine the optimum configuration for a total number of 
No = nM transistors, we use the following approximations:
Ƭo = const.
 
 Zb = const.
Zc = const.
Mi = const.
α ≅ 1
Cstray ≈ 0
* If Zb ≠ Ζc, the relationships are valid if an impedance matching trans­
former is inserted between adjacent stages.
7If we express Cin by means of Mi, Zc, Zb, No, n and take
this will provide the optimum gain-bandwidth product for a given number 
of transistors. The solution gives Ms = nMi = exp (1 + 1/6m ). For
a large number of stages (M >> 1/6), we can write:
V Risetime of a Stage with an Amplification of e, as a Function of
Transistor Parameters
If we assume that the optimum stage gain of e = 2.71 is chosen, 
and restrict ourselves to Zb = Zc = Z, and approximate rs << Z/2, 
α ≅ 1, Cstray ≅  0, the risetime of a stage can be written as:
Tr/Ƭo is plotted in Fig. 4 as a function of ZCcb/Ƭo with n as a para­
meter.
Figure 5 provides a set of graphs of risetimes for Z = 50 ohms
and Z = 125 ohms and different values of n as a function of Ƭo with Ccb,
as a parameter. The approximate values of Ƭo and Ccb of the transistors 
of Fig. 5 are the following:
Type Typ. Ƭo (ns) Typ. Ccb (pF)
2N502A 0.4 1.5
0
2N769 0.25 2 ▢
2N1141 0.35 1.8 Δ
2N1500 0.3 2.5 ◗
2N1742 0.2 1.5 ⊗
8VI Application of Emitter Followers
Emitter followers may be applied as isolation stages between 
collector lines and subsequent loads. By their use, one doubles the 
maximum output voltage, but restricts the polarity to negative for PNP 
transistors.
For re << RL, the risetime of an emitter follower is approxi- 
mately 2.2 Ƭo,5 )  the input capacitance is Ƭo/Rl + Ccb and the input 
resistance is β RL ;RL being the load resistance. For a source resis­
tance of Rs, the output impedance is 
If an emitter follower is used to separate equal source and load 
impedances, it provides a "gain" of almost 2 with a risetime of ≈ 2.2 Ƭo. 
Thus there is an optimum number of emitter followers for a given gain 
and risetime. The computation of this optimum leads to involved algebra 
and has not been completed.
VII Analysis of an Amplifier with an Amplification of 10, Risetime of
2.5 Nanoseconds (Fig. 6)
Approximate values of the transistor parameters are the follow­
ing:
2N1742 Ƭo ≅ 0.2 ns
Ccb ≅ 1.5 pF
rs ≅ 8 ohms
2N1500 Ƭo ≅ 0.3 ns
Ccb ≅ 2.5 pF
rs ≅ 5 ohms
9Both types were selected to have a minimum beta of 50.
The transistors are operated at a DC current of 4 mA (see Fig. 6),
thus re = KT/q I ≅ 6.3 ohms, Re ' = Re + re = 121 + 6.3 = 127.3 ohms.  
The input impedance of the amplifier was required to be 125 ohms. For 
n = 6 and Zc = 100 ohms, the input capacitance of a section can be 
approximated as:
The rise time of a stage
The delay per section (Td)
which has to be equal to the delay of a collector line section:
The capacitance of the collector line is composed of the follow­
ing parts:
Miller capacitance:
Collector to case capacity in 
series with case to ground 
capacitor: 1.2 pF
Collector to emitter capacity: 1.0 pF
Stray capacity: 1.5 pF
10
These total to 5.8 pF. This results in a collector line impedance of 
100 ohms. The inductance per section of the delay lines is:
Lb =2Td Zb = 125 ohms 580 ps = 72.5 nH
Lc = 2Td Zc = 100 ohms 580 ps = 58 nH
The collector line terminating voltage resistors were chosen 
unequal (82.5 and 124 ohms) with a geometric mean of 100 ohms in order 
to obtain a higher output voltage. The effects of the reflections tend 
to cancel and no significant change in the transient response of the 
amplifier was observed as a consequence of this.
The required series resistance in a base line section is given
by:
The attenuation per section by:
The amplification of the first stage can be written as:
The amplification of the second stage is higher, since the collector line 
is terminated only at one end:
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The gain of the emitter follower is:
where RL = 115 ohms is the load on the output terminals of the amplifier. 
The total amplification of the amplifier is:
The risetime of the emitter follower is approximately:
The total risetime of the amplifier is computed as:
The risetime was measured to be 2.5 nanoseconds. The total delay is:
VIII Construction
The circuit has been built on a 4.5" x 8" epoxy glass printed 
circuit board (Fig. 7).
The base line consists of six sections of 3 turns of No. 34 
copper wire and 5 turns of No. 40 Constantan resistance wire. The col­
lector line consists of six sections of 5 turns of No. 28 copper wire. 
Both coils are encapsulated (Fig. 8).
The input and output connections are made via the printed cir­
cuit board connector and an 0.1 output monitor is provided at a coaxial 
connector mounted on the front. Special care has been taken in laying 
out the ground connections in order to avoid any ground loops.
12
Two shield plates are used, one on each side of the amplifier 
board to provide capacitive shielding from adjacent units.
IX Pulser Tests
The transient response of the amplifier has been tested using a 
sampling oscilloscope with resistive adapters to provide 125 ohm source 
and load impedances for the amplifier under test. Step and simulated 
photomultiplier pulses were used as inputs. The measurements were con­
ducted with the output terminals of the input base line externally ter­
minated by 125 ohms. At this point, the input signal is available with 
deteriorated risetime and amplitude for secondary use.
The results of the measurements with step pulse input are shown 
in Fig. 9, with typical pulse shapes shown in Figs. 10 to 13. In the 
case of simulated photomultiplier tube pulses (risetime of 3 ns, width 
of 12 ns), Figs. 14 and 15 show the slight deterioration of risetime and 
amplitude caused by the non-ideal response of the amplifier.
The gain as a function of the power supply voltages was measured, 
resulting in less than ±1 per cent change of the gain for ±5 per cent 
change in any of the power supply voltages.
X Performance
The amplifier was primarily designed for use with fast coinci­
dence circuits at the Caltech 1.5 GeV Synchrotron. The small amplitude 
of pulses from photomultiplier tubes looking at Cerenkov and scintilla­
tion counters often requires amplification in order to provide the -2.3 
volt pulse height required to drive the fast coincidence circuits.
At the present time, four similar circuits are being used in a 
counter telescope experiment for detecting K+ mesons. Coincidence resol­
ving· times as short as 4 ns with pulse height variations as large as one 
to four have been achieved. The two circuits used with the Cerenkov 
counters successfully handled counting rates up to 20 Mc.
13
The output signal of the input base line has been integrated in 
the 50 ns time range and vised for pulse height analysis. Since this 
signal is not effected by the saturation of the output stage, the ampli­
fier can be operated in its saturated region without the loss of input 
pulse height information.
These amplifiers have been in continuous operation for over 
three months without any failure and have exhibited stable performance 
during this period. Presently, the addition of several amplifiers is 
planned as fast preamplifiers for stable amplification of small signals.
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FIG. 1 TRANSISTOR EQUIVALENT CIRCUIT
FIG. 2 BASIC CONFIGURATION
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FIG. 3 BASIC CONF IGURATION OF A S T A G E .
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FIG. 4 RISETIME OF A STAGE WITH A GAIN OF e  AS 
FUNCTION OF Z Ccb / Ƭo WITH n AS PARAMETER.
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FIG.  5 .  RI SE T IM E OF A S T A G E  WITH A GAIN OF e  A S  FUNCTION OF T o WITH C c b  ,  n AND Z o A S  P A R A M E T E R S .
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FIG. 6. Schematic of an amplifier for negative 
pulses with risetime of 2.5 ns and 
amplification of 10.
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FIG. 7. Photographs of two sides of the amplifier 
board.
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FIG. 8A. Photograph of the base lines before and 
after encapsulating.
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FIG. 8B. Photograph of the collector lines before 
and after encapsulating.
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FIG. 9. 10% to 9 0 %  RISETIM E AND RINGING OF TH E
AMPLIFIER AS FUNCTION OF TH E  
O U TP U T AM PLITU D E.
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FIG. 10. Step input pulse used for the measurements of
Figs. 11 to 13. Sweep speed: 1 ns/major division.
FIG. 11. Output pulse at 2.2 volts output voltage.
Sensitivity: 0.44 v/major division. Sweep 
speed: 1 ns/major division.
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FIG. 12. Output pulse at 0.31 volts output voltage.
Sensitivity: 62.5 mV/major division. Sweep 
speed: 1 ns/major division.
FIG. 13. Output pulse at 0.31 volts output voltage.
Sensitivity: 62.5 mV/major division. Sweep 
speed: 2 ns/major division.
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FIG. 14a . Simulated photomultiplier pulse input.
Pulse height: 0.35 volts. Sweep speed: 
10 ns/major division.
FIG. 14b . Simulated photomultiplier pulse input.
Pulse height: 0.35 volts. Sweep speed: 
2 ns/major division.
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FIG. 15A. Output pulse with input pulse of Fig. 14.
Pulse height: 3.15 volts. Sweep speed:
10 ns/major division.
FIG. 15B. Output pulse with input pulse of Fig. 14.
Pulse height: 3.15 volts. Sweep speed:
2 ns/major division.


